标签：
Three always block style with registered outputs(Good style)
paper:synthesizable finite state machine design techniques using the new systemverilog 3.0 enhancements 之 standard verilog FSM conding styles(三段式)
原文地址：http://www.cnblogs.com/chip/p/5468179.html
