【2014-11-21】《The Hardware/Software Interface》– Section 1

标签：style   blog   http   io   ar   os   sp   for   on   

1. There are a fixed number of registers in the CPU
• Registers hold data
• Data move from Memory to Registers
• Results move from Registers back to Memory
2. There is an 1-cache in the CPU that holds recently fetched instructions.
• If you execute a loop that fits in the cache, the CPU goes to memory for those instructions only once, then executes them out of its cache.
3. Addresses and Pointers
4. 
5. 
6. 
7. 
8. 

【2014-11-21】《The Hardware/Software Interface》– Section 1

标签：style   blog   http   io   ar   os   sp   for   on   

原文地址：http://www.cnblogs.com/sjtujoe/p/4114371.html