Circuit translates I2C voltages

标签：des   blog   http   io   ar   os   sp   for   on   

This Design Idea explores level-shifting an I²C bus from 5V/ground (positive domain) to ground/–5V (negative domain). In multisupply systems, you sometimes face a situation in which digital information stored in logic circuits running from 5V to ground needs conversion to analog signals referenced to a negative supply. Converting from digital to analog in the positive domain and then level-shifting to reference the negative rail introduces errors and results in a large component count. A better approach is to level-shift the digital data lines and convert with negative-referenced A/D converters. I²C is a bidirectional system employing a two-wire bus: one clock line and one data line. Pullup resistors and open-collector outputs establish dominant-low signaling. Figure 1 shows a typical setup, in which the microcontroller is the master, and all the peripherals are slaves. Each device has a unique I²C address. The master always generates the clock, but, depending on the desired direction of data flow, either the master or the slave could be the transmitter on the data line.

To understand the level-shifting procedure, consider the simple circuit in Figure 2. The circuit level-shifts the clock line unidirectionally. Q₁ comes with a pnp, an npn, and four bias resistors, all in one small SOT-363 package. R₁ provides the necessary pullup function in the positive domain, and R₂ does the same in the negative domain. The operation of the circuit is straightforward. When V_IN is set to V_DD, Q₁ remains off, so V_OUT=0V (logic high). When V_IN is set to 0V, Q₁ is on, so V_OUT=V_EE (logic low). This unidirectional circuit does not allow the master to detect when the slave holds the clock low. Therefore, if you desire I²C clock-extension (wait-stating), you would need a bidirectional level-shifting circuit.

The data line needs a bidirectional circuit. Even when the master is transmitting, the master needs to detect when the negative-domain slave pulls the data line low on every ninth bit to acknowledge the transmitted byte. Also, when instructed, the slave may need to transmit data back to the master. In the slave-transmitter mode, the slave would have to detect when the master pulls the data line low on every ninth bit to acknowledge the transmitted byte. Despite this added complexity, you can still accomplish the task with just five SOT-363-size packages and five discrete resistors (Figure 3). To see that the circuit in Figure 3 is topologically the same as the one inFigure 2, assume transmission gates IC₁ and IC₂ are on and ignore the lower half of the circuit for the moment. With SDA_POS set to V_DD, Q₂ is off, R₃ and R₄ pull up to 0V, resulting in SDA_NEG=0V (logic high). With SDA_POS set to 0V, Q₂ is on, so SDA_NEG~VEE (logic low).

Now, trace the return path from slave to master. With SDA_NEG set to 0V (logic high), Q₃ is off, and R₁ pulls SDA_POS up to V_DD. With SDA_NEG set to V_EE (logic low), Q₃ is on, and R₁||R₂ forms a voltage divider with R₅ to yield SDA_POS~0V. You select R₁, R₂, and R₅ to yield V_DD=5V and V_EE=–5.2V. If desired, you could use additional transistors to construct the return path so that it doesn‘t depend on resistors to set logic levels. Transmission gates IC₁ and IC₂ and Schottky diodes D_1A and D_1B break the positive feedback path that would otherwise result when either master or slave pulls SDA to a logic low. Note that, without these components, Q₂ and Q₃ would form a latch. The circuit in Figure 3 easily meets I²C timing requirements at a 50-kHz clock rate. For 100-kHz operation, it is best to use an MUN5311, which has 10-kΩ internal resistors instead of 22 kΩ. You can use the same bidirectional circuit in Figure 3 for the clock signal, to cover all the I²C modes of operation.

Circuit translates I2C voltages

标签：des   blog   http   io   ar   os   sp   for   on   

原文地址：http://www.cnblogs.com/shangdawei/p/4128301.html